Approved for use through 03/3/2007. OWE SELVENOUS U.S. Palent and Trakemark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it digiplys a valid Office control number.

STATEMENT UNDER 37 CFR 3.73(b)	
Applicant/Patent Owner: Shannon A. Wichman	
Application No./Patent No.: 6,889,318 Filed/Issue Date: 05/03/2005	
Entitled: Method for Grouping Non-Interruptible Instructions Prior to Handling an I	nterrupt Request
VeriSilicon Holdings (Cayman Islands) Co. Ltd., a corporation (Name of Assignee) (Type of Assignee, e.g., corporation, partn	ership, university, government agency, etc.)
states that it is: 1. $$ the assignee of the entire right, title, and interest; or	
an assignee of less than the entire right, title and interest (The extent (by percentage) of its ownership interest is%)	
in the patent application/patent identified above by virtue of either:	
A [V] An assignment from the inventor(s) of the patent application/patent identified above. in the United States Patent and Trademark Office at Reel 018639 Frame 018 thereof is attached.	
OR B A chain of title from the inventor(s), of the patent application/patent identified above,	to the current assignee as follows:
From:To:To:The document was recorded in the United States Patent and Trademark Office Reel, or for which a copy thereo.	f is attached.
2. From:	e at eof is attached.
From:	
The document was recorded in the United States Patent and Trademark Offic Reel, or for which a copy the	e at reof is attached.
Additional documents in the chain of title are listed on a supplemental sheet.	
As required by 37 CFR 3.73(b)(1)(i), the documentary evidence of the chain of title fro assignee was, or concurrently is being, submitted for recordation pursuant to 37 CFR 3.11.	
[NOTE: A separate copy (i.e., a true copy of the original assignment document(s)) mus Division in accordance with 37 CFR Part 3, to record the assignment in the record 302.08]	t be submitted to Assignment s of the USPTO. <u>See</u> MPEP
The undersigned (whose title is subplied below) is authorized to act on behalf of the assign	ee.
(MT	January 15, 2007
Signature	Date
David H. Hitt	972-480-8800
Printed or Typed Name	Telephone Number
Attorney for Applicant	

This collection of information is required by 37 CFR 3.73(b) The information is required to obtain or retain a benefit by the public which is to file (and by the Instruction of returns a potential or required by 18 August 18 Aug



UNITED STATES PATENT AND TRADEMARK OFFICE

UNDER SECRETARY OF COMMERCE FOR INTELLECTUAL PROPERTY AND DIRECTOR OF THE UNITED STATES PATENT AND TRADEMARK OFFICE

JANUARY 03, 2007

PTAS

PRASAD KALLURI 500 NORTH CENTRAL EXPRESSWAY SUITE 430 PLANO, TX 75074

UNITED STATES PATENT AND TRADEMARK OFFICE NOTICE OF RECORDATION OF ASSIGNMENT DOCUMENT

THE ENCLOSED DOCUMENT HAS BEEN RECORDED BY THE ASSIGNMENT DIVISION OF THE U.S. PATENT AND TRADEMARK OFFICE. A COMPLETE MICROFILM COPY IS AVAILABLE AT THE ASSIGNMENT SEARCH ROOM ON THE REEL AND FRAME NUMBER REFERENCED BELOW.

PLEASE REVIEW ALL INFORMATION CONTAINED ON THIS NOTICE. THE INFORMATION CONTAINED ON THIS RECORDATION NOTICE REPLECTS THE DATA PRESENT IN THE PATENT AND TRADEMARK ASSIGNMENT SYSTEM. IF YOU SHOULD FIND ANY ERRORS OR HAVE QUESTIONS CONCENNING THIS NOTICE, YOU MAY CONTACT THE EMPLOYEE WHOSE NAME APPEARS ON THIS NOTICE AT 571-272-3350. PLEASE SEND REQUEST FOR CORRECTION TO: U.S. PATENT AND TRADEMARK OFFICE, MALL STOP: ASSIGNMENT SERVICES BRANCH, P.O. BOX 1450, ALEXANDRIA, VA 22313.

RECORDATION DATE: 11/09/2006

REEL/FRAME: 018639/0192

NUMBER OF PAGES: 8

BRIEF: SALE

ASSIGNOR:

LSI LOGIC CORPORATION

DOC DATE: 06/30/2006

ASSIGNEE:

VERISILICON HOLDINGS (CAYMAN ISLANDS) CO. LTD. 4699 OLD IRONSIDE DRIVE SUITE 270 SANTA CLARA. CALIFORNIA 95054

SERIAL NUMBER: 08528509 PATENT NUMBER: 5900025 FILING DATE: 09/12/1995 ISSUE DATE: 05/04/1999

TITLE: PROCESSOR HAVING A HIERARCHICAL CONTROL REGISTER FILE AND METHODS

FOR OPERATING THE SAME

SERIAL NUMBER: 08440993 FILING DATE: 05/15/1995 PATENT NUMBER: 5966529

TITLE: PROCESSOR HAVING AUXILIARY OPERAND REGISTER FILE AND COMPLEMENTARY ARRANGEMENTS FOR NON-DISRUPTIVELY PERFORMING ADJUNCT EXECUTION

FILING DATE: 04/29/1997 SERTAL NUMBER: 08845817 PATENT NUMBER: 5987603 ISSUE DATE: 11/16/1999 TITLE: APPARATUS AND METHOD FOR REVERSING BITS USING A SHIFTER

FILING DATE: 04/22/1997

SERIAL NUMBER: 08841415 PATENT NUMBER: 5987638 ISSUE DATE: 11/16/1999

TITLE: APPARATUS AND METHOD FOR COMPUTING THE RESULT OF A VITERBI EQUATION IN A SINGLE CYCLE

SERIAL NUMBER: 08401411 FILING DATE: 03/09/1995
PATENT NUMBER: 6081880 ISSUE DATE: 06/27/2000

TITLE: PROCESSOR HAVING A SCALABLE, UNI/MULTI-DIMENSIONAL, AND VIRTUALLY/

PHYSICALLY ADDRESSED OPERAND REGISTER FILE

SERIAL NUMBER: 09096409 FILING DATE: 06/11/1998 ISSUE DATE: 05/16/2000 PATENT NUMBER: 6061876

TITLE: TEXTILE RECYCLING MACHINE

SERIAL NUMBER: 09235417 FILING DATE: 01/20/1999 PATENT NUMBER: 6523055 ISSUE DATE: 02/18/2003

TITLE: CIRCUIT AND METHOD FOR MULTIPLYING AND ACCUMULATING THE SUM OF TWO

PRODUCTS IN A SINGLE CYCLE

SERIAL NUMBER: 09467939 PATENT NUMBER: 6622154 FILING DATE: 12/21/1999 ISSUE DATE: 09/16/2003

TITLE: ALTERNATE BOOTH PARTIAL PRODUCT GENERATION FOR A HARDWARE MULTIPLIER

SERIAL NUMBER: 09847849 PATENT NUMBER: 6687773 FILING DATE: 04/30/2001 ISSUE DATE: 02/03/2004

TITLE: BRIDGE FOR COUPLING DIGITAL SIGNAL PROCESSOR TO ON-CHIP BUS AS MASTER

SERIAL NUMBER: 09993431 FILING DATE: 11/05/2001

AND METHOD OF OPERATION THEREOF

ISSUE DATE: 03/30/2004 TITLE: EFFICIENT MEMORY MANAGEMENT MECHANISM FOR DIGITAL SIGNAL PROCESSOR

PATENT NUMBER: 6789153 FILING DATE: 04/30/2001 ISSUE DATE: 09/07/2004

TITLE: BRIDGE FOR COUPLING DIGITAL SIGNAL PROCESSOR TO ON-CHIP BUS AS SLAVE

SERIAL NUMBER: 10028898 PATENT NUMBER: 6813704 FILING DATE: 12/20/2001 ISSUE DATE: 11/02/2004

TITLE: CHANGING INSTRUCTION ORDER BY REASSIGNING ONLY TAGS IN ORDER TAG FIELD IN INSTRUCTION OUTUE

SERIAL NUMBER: 10007555 FILING DATE: 11/00/2001 ISSUE DATE: 03/22/2005 FILING DATE: 11/08/2001 PATENT NUMBER: 6871247

TITLE: MECHANISM FOR SUPPORTING SELF-MODIFYING CODE IN A HARVARD ARCHITECTURE DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 09924178 FILING DATE: 08/07/2001 PATENT NUMBER: 6889318 ISSUE DATE: 05/03/2005 TITLE: INSTRUCTION FUSION FOR DIGITAL SIGNAL PROCESSOR

SERIAL NUMBER: 10310234 FILING DATE: 12/05/2002 PATENT NUMBER: 6922760 ISSUE DATE: 07/26/2005

TITLE: DISTRIBUTED RESULT SYSTEM FOR HIGH-PERFORMANCE WIDE-ISSUE SUPERSCALAR PROCESSOR

SERIAL NUMBER: 10701775 FILING DATE: 11/05/2003
PATENT NUMBER: 6956788 ISSUE DATE: 10/18/2005

TITLE: ASYNCHRONOUS DATA STRUCTURE FOR STORING DATA GENERATED BY A DSP SYSTEM

SERIAL NUMBER: 09975677 FILING DATE: 10/11/2001 PATENT NUMBER: 6959376 ISSUE DATE: 10/25/2005

TITLE: INTEGRATED CIRCUIT CONTAINING MULTIPLE DIGITAL SIGNAL PROCESSORS

SERIAL NUMBER: 09972404 PATENT NUMBER: 6961844 FILING DATE: 10/05/2001 ISSUE DATE: 11/01/2005 TITLE: SYSTEM AND METHOD FOR EXTRACTING INSTRUCTION BOUNDARIES IN A

FETCHED CACHELINE, GIVEN AN ARBITRARY OFFSET WITHIN THE CACHELINE

SERIAL NUMBER: 09901455 FILING DATE: 07/09/2001 SERIAL NUMBER: 09901455 FILING DATE: 07/09/2001
PATENT NUMBER: 6963961 ISSUE DATE: 11/08/2005

TITLE: INCREASING DSP EFFICIENCY BY INDEPENDENT ISSUANCE OF STORE ADDRESS AND DATA

SERIAL NUMBER: 10277341 PATENT NUMBER: 6968430 FILING DATE: 10/22/2002 ISSUE DATE: 11/22/2005 TITLE: CIRCUIT AND METHOD FOR IMPROVING INSTRUCTION FETCH TIME FROM A CACHE MEMORY DEVICE

SERIAL NUMBER: 10408387 FILING DATE: 04/07/2003 PATENT NUMBER: 6973630 ISSUE DATE: 12/06/2005

TITLE: SYSTEM AND METHOD FOR REFERENCE-MODELING A PROCESSOR

SERIAL NUMBER: 10047515 FILING DATE: 10/26/2001 PATENT NUMBER: 6976156 ISSUE DATE: 12/13/2005 TITLE: PIPELINE STALL REDUCTION IN WIDE ISSUE PROCESSOR BY PROVIDING MISPREDICT PC QUEUE AND STAGING REGISTERS TO TRACK BRANCH INSTRUCTIONS IN PIPELINE

SERIAL NUMBER: 09993114 FILING DATE: 11/05/2001

ISSUE DATE: PATENT NUMBER: TITLE: MECHANISM AND METHOD FOR IDENTIFYING AND TRACKING CONDITIONAL INSTRUCTIONS AND DIGITAL SIGNAL PROCESSOR INCORPORATING THE SAME

SERIAL NUMBER: 10002817 FILING DATE: 11/02/2001

PATENT NUMBER: 7013382 ISSUE DATE: 03/14/2006

TITLE: MECHANISM AND METHOD FOR REDUCING PIPELINE STALLS BETWEEN NESTED CALLS AND DIGITAL SIGNAL PROCESSOR INCORPORATING THE SAME

SERIAL NUMBER: 10007498 FILING DATE: 11/13/2001

PATENT NUMBER: ISSUE DATE:

TITLE: PIPELINED MULTIPLY-ACCUMULATE UNIT AND OUT-OF-ORDER COMPLETION LOGIC FOR A SUPERSCALAR DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10066147 FILING DATE: 10/26/2001
PATENT NUMBER: 7107433 ISSUE DATE: 09/12/2006

TITLE: MECHANISM FOR RESOURCE ALLOCATION IN A DIGITAL SIGNAL PROCESSOR BASED ON INSTRUCTION TYPE INFORMATION AND FUNCTIONAL PRIORITY AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10066150 FILING DATE: 10/26/2001
PATENT NUMBER: 7085916 ISSUE DATE: 08/01/2006

TITLE: EFFICIENT INSTRUCTION PREFETCH MECHANISM EMPLOYING SELECTIVE VALIDITY OF CACHED INSTRUCTIONS FOR DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10231948 FILING DATE: 08/30/2002

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EXECUTING SOFTWARE PROGRAM INSTRUCTIONS USING A CONDITION SPECIFIED WITHIN A CONDITIONAL EXECUTION INSTRUCTION

SERIAL NUMBER: 10256410 FILING DATE: 09/27/2002
PATENT NUMBER: 7020765 ISSUE DATE: 03/28/2006

TITLE: MARKING QUEUE FOR SIMULTANEOUS EXECUTION OF INSTRUCTIONS IN CODE BLOCK SPECIFIED BY CONDITIONAL EXECUTION INSTRUCTION

SERIAL NUMBER: 10256864 FILING DATE: 09/27/2002

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR COOPERATIVE EXECUTION OF MULTIPLE BRANCHING INSTRUCTIONS IN A PROCESSOR

SERIAL NUMBER: 10262414 FILING DATE: 09/30/2002

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EFFICIENT EXECUTION OF LOAD/STORE WITH UPDATE INSTRUCTIONS BY CONDITIONAL UPDATE OF A POINTER

SERIAL NUMBER: 10277339 FILING DATE: 10/22/2002
PATENT NUMBER: 7103757 ISSUE DATE: 09/05/2006

PATENT NUMBER: 7103757
TITLE: SYSTEM, CIRCUIT, AND METHOD FOR ADJUSTING THE PREFETCH INSTRUCTION RATE OF A PREFETCH UNIT

SERIAL NUMBER: 10279344 FILING DATE: 10/24/2002 PATENT NUMBER: ISSUE DATE:

TITLE: IN-CIRCUIT EMULATION DEBUGGER AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10299532 FILING DATE: 11/18/2002

PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR HAVING A UNIFIED REGISTER FILE WITH MULTIPURPOSE REGISTERS FOR STORING BOTH ADDRESS AND DATA REGISTER VALUES, A PROCESSOR HAVING AN INSTRUCTION DECODER AND AN ASSOCIATED REGISTER

MAPPING METHOD

SERIAL NUMBER: 10303610 FILING DATE: 11/25/2002

PATENT NUMBER: ISSUE DATE:

TITLE: METHOD FOR GROUPING NON-INTERRUPTIBLE INSTRUCTIONS PRIOR TO

HANDLING AN INTERRUPT REQUEST

SERIAL NUMBER: 10396265 FILING DATE: 03/25/2003

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EVALUATING AND EFFICIENTLY EXECUTING

CONDITIONAL INSTRUCTIONS

SERIAL NUMBER: 10420581 FILING DATE: 04/22/2003
PATENT NUMBER: 7028197 ISSUE DATE: 04/11/2006

TITLE: SYSTEM AND METHOD FOR ELECTRICAL POWER MANAGEMENT IN A DATA PROCESSING SYSTEM USING REGISTERS TO REFLECT CURRENT OPERATING

CONDITIONS

SERIAL NUMBER: 10437485 FILING DATE: 05/14/2003
PATENT NUMBER: 7079147 ISSUE DATE: 07/18/2006

TITLE: SYSTEM AND METHOD FOR COOPERATIVE OPERATION OF A PROCESSOR AND COPROCESSOR

0011100110011

SERIAL NUMBER: 10603303 FILING DATE: 06/25/2003 PATENT NUMBER: 7051146 ISSUE DATE: 05/23/2006 ISSUE DATE: 05/23/2006

TITLE: DATA PROCESSING SYSTEMS INCLUDING HIGH PERFORMANCE BUSES AND INTERPACES, AND ASSOCIATED COMMUNICATION METHODS

SERTAL NUMBER: 10613128 FILING DATE: 07/03/2003

PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR AND METHOD FOR CONVOLUTIONAL DECODING

SERTAL NUMBER: 10844941 FILING DATE: 05/13/2004

PATENT NUMBER: ISSUE DATE:

TITLE: HARDWARE LOOPING MECHANISM AND METHOD FOR EFFICIENT EXECUTION OF

DISCONTINUITY INSTRUCTIONS

SERIAL NUMBER: 11006102 FILING DATE: 12/07/2004

PATENT NUMBER: ISSUE DATE:

TITLE: FOUR ISSUE QUAD LOAD/ STORE MULTIPLY-ACCUMULATE UNIT FOR A DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 11081424 FILING DATE: 03/16/2005

PATENT NUMBER: ISSUE DATE:
TITLE: SINGLE-ISSUE DIGITAL SIGNAL PROCESSOR ARCHITECTURE HAVING BACKWARDS-

COMPATIBLE INSTRUCTION SET AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 11083575 FILING DATE: 03/18/2005

PATENT NUMBER: ISSUE DATE:

TITLE: DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM ENGINE FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC

MULTIPLY/ACCUMULATE UNIT THEREFOR

SERIAL NUMBER: 11083646 FILING DATE: 03/18/2005

PATENT NUMBER: ISSUE DATE:

TITLE: DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM

ENGINE FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC

MULTIPLY/ACCUMULATE UNIT THEREFOR

SERIAL NUMBER: 11128740 FILING DATE: 05/13/2005

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR REDUCING THE ADDRESSABLE MEMORY REQUIRED TO

EXECUTE A COMPUTER PROGRAM

SERIAL NUMBER: 11222533 FILING DATE: 09/09/2005

PATENT NUMBER: ISSUE DATE:

TITLE: BRANCH PREDICTOR FOR A PROCESSOR AND METHOD OF PREDICTING A

CONDITIONAL BRANCH

SERIAL NUMBER: 11246595 FILING DATE: 10/07/2005

PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR IMPLEMENTING CONDITIONAL EXECUTION AND INCLUDING A SERIAL

OUEUE

SERIAL NUMBER: 11273679 FILING DATE: 11/14/2005

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR SIMULTANEOUSLY EXECUTING MULTIPLE CONDITIONAL

EXECUTION INSTRUCTION GROUPS

MARY BENTON, EXAMINER ASSIGNMENT SERVICES BRANCH PUBLIC RECORDS DIVISION

Porm PTO-1598 (Rev. 07/05)	3 - 2006 S. DEPARTMENT OF COMMERCE Ed States Patent and Trademark 07
	ed Glates Patent and Trademark Of
103	335451
To the Director of the U.S. Patent and Trademark Office: Ple	ass record the attached documents or the new address(es) below.
1. Name of conveying party(ies)	2. Name and address of receiving party(les)
LSI Logic Corporation 1621 Barber Lane	Name: Verisiicon Holdings (Cayman Islands) Co. Ltd.
M/S D-108	Internal Address: Suite 270
Milpitas, CA 95035	
Additional name(s) of conveying party(ies) attached? Yes N. Nature of conveyance/Execution Date(s):	
	Street Address: 4597 Old Ironalda Drive.
Execution Date(s) June 30, 2008 Assignment Merger	
	City: Santa Clara
Security Agreement	
Joint Research Agreement	State: California
Government Interest Assignment	Country: USA Zip: 85054
Executive Order 9424, Confirmatory License	
✓ Other Sale 4. Application or patent number(a):	Additional name(a) & address(es) attached? Yes X No
. Addilional numbers at	tached? 🗸 Yes: 🔲 No
5. Name and address to whom correspondence concerning document should be mailed:	6. Total number of applications and patents involved:
Name:Presed Kelluri	7. Total fee (37 CFR 1.21(h) & 3.41) \$ 2,080.00
Internal Address; Sulla 430	Authorized to be charged by credit card
	Authorized to be charged to deposit account
Street Address: 500 North Control Expressway	Enclosed
Street Address 500 Hole) Contra actresses	None required (government interest not affecting title)
	8. Payment Information
City: Plano	g, Credit Card Last 4 Numbers
State: Texas Zip:75074	Expiration Date
Phone Number: 672-244-5130	b. Deposit Account Number 08-2395
Fax Number: 972-244-5101	Authorized User Name David H. Hitt
Email Address: prasad kelkatelweriatioen.com	
. Signature:	Nov 8, 1006
Signature	L Total number of pages including cover 8
SESHAGILI PRASAD EALLU Name of Person Signing	sheet, attachments, and documents:

PAGE 2/9 * RCVD AT 11/9/2006 10:55:32 AM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/45 * DNIS:2733250 * CSID:972 480 8865 * DURATION (mm-s):01-32

Patents and Patent Applications

Iss	ued Patents				
No	o. Serial No.	issue No.	Patent Title A processor having a hierarchical	Filing Date	issue Date
	1 08/528,509	5,900,025	control register life and methods for operating the same Auxiliary operand register file and completeneitry arrangements for condisruptively pariorming adjunct execution by a processor having a virtually addresses ble primary	9/12/1998	5 5/4/1999
2	2 08/440,993	5,966,529	operand register file An apparatus and method for	5/15/1995	10/12/1999
	08/848,817	5,987,903	reversing bits using a shifter An Apparatus and method for computing the results of a viterbi	4/29/1997	11/16/1999
۰, 4	08/841,415	5,987,638	equation in a single cycle Processor having a scalable unimutildimensional and-br-virtually/physically addresses	4/22/1997	11/18/1999
5	08/401,411	6,081,880	operand register file	9/9/1995	6/27/2000
6	09/086,403	6,280,112	Register Memory Linking	3/5/1998	7/10/2001
7	09/285,417	6,523,055	Circuit and method for multiplying and accumulating the sum of two products in a single cycle	1/20/1999	2/18/2009
8	09/467,939	6,622,154	Alternate Sodth Partial Product Generation for a Hardware Multiplier	12/21/1999	9/16/2003
9	09/847,949	6,687,773	Bridge For Coupling Digital signal Processor To On-Chip Bus As Master Efficient Memory Monagement Mechanism for Digital Signal	4/30/2001	2/3/2004
10	09/993,431	6,715,038	Processor and Method of Operation Theteof	11/5/2001	3/30/2004
11	09/847,860	6,789,153	Using AMBA For Signal Processor Gord Integration Changing Instruction Order By	4/30/2001	9/7/2004
12	10/028,898	6,813,704	Reassigning Only Tags in Order Tag Field in instruction Queue	12/20/2001	11/2/2004
13	10/007,555	6,871,247	A Method For Memory Sharing And Self-Modifying Code Handling in A Harvard Architecture DSP Instruction Fusion For Digital Signal	11/B/2001	3/22/2005
14	09/924,17B	6,889,918	Processor Distributed Result System for High-	8/7/2001	6/8/2005
15	10/910,294	6,922,760	Performance Wide-Issue Superscalar Processor Asynchronous Date Structure for Storing Data Generated by a DSP	12/5/2002	7/28/2005
16	10/701,775	6,956,788	System	11/5/2005	10/18/2005
17	09/975,677	6,959,976	Integrated Circuit Containing Multiple Digital Signal Processors	10/11/2001	10/25/2005

PAGE 3/9 * RCVD AT 11/9/2006 10:55:32 AM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/45 * DNIS:2733250 * CSID:972 480 8865 * DURATION (m

No	o. Serial No.	lasue No.	Patent Title System and Method for Extracting Instruction Boundaries in a Fetched	Filing Date	Issue Date	
1	9 09/972,404	6,961,844	Cache line, Given an Arbitrary Offset within the Cache line Increasing DSP Efficiency by	10/5/2001	11/1/2005	
11	9 09/901,455	6,983,961	Independent Issuance of Store Address and Data Circuit and Method for Improving Instruction Fetch Time from a Cache	7/9/2001	11/8/2005	
20	10/277,341	6,968,430	Memory Device	10/22/2002	11/22/2005	
21	10/408,387	6,978,630	System and Method for Reference- Modeling a Processor Pipeline Stall Reduction in Wide Issue Processor by Providing Mispredict PO Queue and Staging Registers to Track Branch	4/7/2003	12/6/2005	
22	10/047,515	6,976,156	Instructions in Pipeline	10/25/2001	12/18/2005	
Para	nt Application	ne				
1.410	an replandado					
No.	Serial No.	lesus No.	Patent Title Mechanism and Method For Conditionally Executing Instructions	Filing Date	Issue Date	
1,	09/993,114 ::		and Digital Signal Processor Incorporating The Same Mechanism And Method For Reducing Pipeline Stalla Between	11/8/2001		
2	· · · · · · · · · · · · · · · · · · ·	7,019,882	Nested Calls and Digital Signal Processor Incorporating The Same Pipelined Multiply Accumulate Unit and Out-Ci-Order Compilation Logic For A Superscalar Digital Signal	11/2/2001	8/14/2006	
3	10/007,498		Precessor And Method Of Operation Thereof	11/13/2001		
4			Machenism for Resource Allocation in a Digital Signal Processor and			
*	10/066,147		Method of Operation Thereof A Method For Instruction Prefetch In A Pour-Way Superscalar Harvard	10/26/2001		
5	10/066,150		Architecture DSP With A Small Direct-Mapped Instruction Cache System and Method for Conditionally Executing Software Program	10/26/2001		
6	10/231,945		Instructions System and Method for System and Method for Conditional Executing Multiple Conditional Execution Instruction	8/30/2002		
7	10/256,410	7,020,765	Groups	9/27/2002	3/28/2008	
8	10/255,864		System And Method For Conditionally Executing An instruction Dependent On A Previously Editing Condition System and Method For Selectively Updating Pointers Used in	9/27/2002		
8	10/262,414		Conditionally Executed Load/Store With Update instructions	9/30/2002		

No	. Serial No.	Issue No.	Patent Title	Filing Date	lesue Date
		10000 1101	System, Circuit, and Method for		
10	10/277,389		Adjusting Prefetch Instruction Rate In-Oircuit Emulation Debugger and	10/22/2002	
11			Method of Operation Thereof Processor Having a Unified Register File with Multipurpose Registers for Storing Address and Data Register Vatues, and Associated Register	10/24/2002	
12	10/299,532		Mapping Method Method for Grouping Non-	11/18/2002	
18	10/303,610		Internétible Instructions Prior to Handling an Interrupt Request System and Method for Evaluating and Efficiently Executing Conditional	11/25/2002	
14	10/396,265	,	instructions Gystem and Method For Effectrical Power Management to a Data Processing System Using Registers	9/25/2003	
15	19/429,581	7,028,197	To Reflect Ourrent Operating Conditions	4/22/2003	4/11/2008
15	19420,001	7,020,197	System and Method For Cooperative Operation Of A Processor And	MAS/2003	*# * 1720WD
16	10/437,485		Coprocessor Bata Processing Systems including High-Performance Euses and Interfaces, and Associated	5/14/2003	
17	10/003,303	7,051,148	Communication Methods	6/25/2009	5/28/2008
18	10/613,128		Processor and Method for Convolutional Decoding	7/3/2003	
			Hardware Looping Mechanism and Method for Efficient Exegution of		
18	10/844,941	•	Discontinuity instructions Four Issue Quad Land/Store Multiply-	5/13/2004	
			Accumulate Unit for a Digital Signal Processor and Method of Operation	1	
20	11/000,102		Thereof Single-issue Digital Signal Processor	12/7/2004	
			Architecture Having Backwards- Compatible Instruction Set and		
21	11/081,424		Method of Operation Thereof Digital Signal PROCESSOR HAVING INVERSE DISCRETE	3/16/2005	
			COSINE TRANSFORM ENGINE FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED		
			ARITHMETIC MULTIPLY/ACCUMULATE UNIT	a is named	
22	11/088,575		THEREFOR DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM ENGINE FOR VIDEO DECODING AND PARTITIONEDDISTRIBUTED	3/18/2005	
			ARITHMETIC MULTIPLY/ACCUMULATE UNIT		
23	11/083,645		THEREFOR	a/18/2005	

PAGE 5/9 * RCVD AT 11/9/2006 10:55:32 AM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/45 * DNIS:2733250 * CSID:972 480 8865 * DURATION (mm

No.	Serial No.	Jesue No.	Patent Tilla	Filing Date	lesue Date
24	11/128,740		System and Method for Reducing the Addressable Memory Required to Execute a Computer Program Branch Predictor For A Processor	5/13/2005	
25	11/222,553		And Method Of Predicting A Conditional Branch Processor Implementing Conditional Execution and including a Serial	9/9/2005	
26	11/246,595		System and Method for Simultaneously Executing Multiple Conditional Execution Instruction	10/7/2005	
27	11/278,679		Groups	11/14/2005	
28	LSI Docket # 05-1230		Floating point data format for fast execution on fixed point processors		
89	LSI Docket # 05-1990		A Processor Independent Cacha Management Mechanism Floating Point Hardware Accelerator- Copposesor for Fixed-Point		
30	LSI Docket # 05-2212		Processors based on the ZSP Fast Floating Point Format (ZSPFF)		

ASSTONMENT OF PATENT

For good and valuable consideration, the seedest of which is barely subsouried, pd. and n I.St. LODIC CORPORATION, a Behavior composition of LEX Logic, having efficiar at 1611 Barber Lance Michigans, Co 85055, and LSI LOGIC HK SHOLINUSS, an exempted company with limited liability neder the laws of Cayman islands and wholly-sounds obscillary of LEX logic Corporation (septient with LSI LOGIC, the "Avisipant", the smalling schools of which is PO Box 1034CT, Harbour Place, 4th Floor, 103 South Church Street, Grand Cayman, Cayman Islands, does hereby gell, assign and transfer and agrees to sell, assign and transfer unto VERISULICON HOLDINGS (CAYMAN) ISLANDS) CO., LTD., an exempted company with limited limitility under the laws of the Cayman Islands ("Assignee"), leaving offices at 4699 Old Ironicies Dive, Suite 270, Santa Clara, CA 95054, or it seeingaces, all of unch Assignee's right, title and intenset in each to the following Fasted Applications, Letters Parent and say releases and continuations. thereof

Texus Date U.S. Patent or Filing Date Application No. Inventor Description

and in all counterparts of the foregoing patents filed or issued in foreign countries, as to which such Assignor agrees to furnish and to execute on a country-by-country basis specific Assignments as requested by Assignee or any such designes.

Each of the Assignors covenants that it is the sole owner and assignes and holder of record title to the abovemon or use Assignors coverance uses in the solo coverage and selected such delifier of recent to the above-identified Linkel Science Passed (and foreign construpants these two supplicateds), which of assignments as to the U.S. Rind patents and applications protriously exceeded and recorded in the United States Pascett and Trademark Office and that the antil power to make the present assignment.

Hach of the Assignors further sells, assigns, transfers and conveys on to Assignee the entire right, title and interest in said to say and all causes of action and rights or recovery for past infringement of the applicable Letters Pasent herein assigned.

Each of the Assignors also hereby sufficience, as applicable, the Commissioner of Patents to issue any and all Letters Patent which may be graded upon any of the patent applications become referenced to Assignee, as the assignee to the entire interest there's.

LST LOGIC CORPORATION

	Ву:
	Title:
	LSI LOGIC HX HOLDINGS
	Ву:
	Title:
ATTEST:	
Ву:	
Title:	

PAGE 7/9 * ROVD AT 11/9/2006 10:55:32 AM (Eastern Standard Time) * SVR:USPTO-EFXRF-8/45 * DNIS:27/33/250 * CSID:972 480 8865 * DURATION (mm-ss):01-32

LSI LOGIC CORPORATION

By Sugar Look

THE EXPLOPO

, USE LOGIC FIX HOLDINGS

BX Rayow Shok

Title: President and Director

ATTEST: By: Beeky G. Abella Tim: Executive Caintan

Assignment of Patent

CERTIFICATION

STATE OF Calfornia,

On time D. day of J. 2006, before me, tim undersigned, a Nouny rebills for the State on Administration, produced in the State on Administration, and the state of the composition and the first one of the composition and the state of the composition and the composition

Becky a. abella

My Commission expires: CONS 15 300

RCOV A ARELA Contension # 1899/21 Notary Public - Collegino Sando Clips County My Colum Stokes Aud 18, 5009

Assignment of Patent